verilog HDL中wire和reg