ÖпƴóCadenceʹÓÃÊÖ²á ÏÂÔØ±¾ÎÄ

2¡¢ÔÚÏòµ¼µÄµÚÒ»²½ÖУ¬Ñ¡Ôñ¶¥²ãÄ£¿é£¬±¾ÊµÀýÒòΪ¾ÍÒ»¸ömodule£¬¹ÊÔÚÏÂÀ­²Ëµ¥ÖÐÑ¡cnt_10b£¬Test Bench TypeÑ¡ÔñSimple£¬ÏÂÒ»²½¡£

2¡¢Ñ¡Test vectors from file¸´Ñ¡¿ò£¬µãBrows°´Å¥Ö¸¶¨²âÊÔÏòÁ¿ÎļþµÄλÖá£

3¡¢Ö¸¶¨Ç°Ãæ±£´æ¹ýµÄvectors.awf£¬Èç¹ûûÓÐvectors.awf£¬Çë×¢Òâ¼ì²éÎļþÀàÐͱØÐëÊÇwaveform files£¨*.awf£©¡£´ò¿ªvectors.awf¡£

7¡¢ Active HDL»á×Ô¶¯°Ñvectors.awfÖеÄÐźÅ×Ô¶¯¼Óµ½Signal

found in file´°¿Ú£¬²¢ÇÒ»á¼ì²é.awfµÄÐźÅÊDz»ÊǸúcnt_10bµÄÐÅºÅÆ¥Å䣬Èô²»£¬Ôò»á±¨´í¡£¿ØÖÆÌ¨ColeÏÔʾno errors£¬µãÏÂÒ»²½

8¡¢ ÕâÒ»²½Ö¸¶¨test benchµÄmoduleÃûµÈµÈ£¬½ÓÊÜËùÓеÄĬÈÏÉèÖã¬

µãÏÂÒ»²½£º

9¡¢ µãÍê³É½áÊøtest bench²úÉúÏòµ¼¡£

10¡¢ ×¢ÒâÉè¼Æä¯ÀÀÆ÷Àï´Ëʱ¶àÁËÒ»¸öÃûΪTestBenchµÄÎļþ¼Ðͼ±ê£¬

µãÎļþ¼ÐÇ°ÃæµÄ¡°£«¡±Õ¹¿ªÖ®£¬¿ÉÒÔ·¢ÏÖ´ËÎļþ¼Ð°üº¬ÏÂÃæÁ½¸öÎļþ£º

z cnt_10b_TB.v: Test Bench Ô´Îļþ£»

z cnt_10b _TB_runtest.do£º×Ô¶¯Ö´ÐзÂÕætestbenchµÄºêÃüÁî¡£

11¡¢ ÓÒ¼üµã»÷cnt_10b _TB_runtest.do£¬Ñ¡ÔñExecute£¬Õâ¸öÃüÁî°üÀ¨

Á˱àÒëtest benchÎļþºÍÔËÐзÂÕæ¡£ÔËÐк󣬷ÂÕæ²¨Ðλá³öÏÖÔÚWaveform Editor´°¿Ú¡£

ÉÏÃæ¾ÍÊÇÒ»¸öÀûÓÃActive HDL×öVerilog HDLµ÷ÊÔ·ÂÕæµÄ´ó¸ÅÁ÷³Ì¡£

ËÄ¡¢·ÂÕÕÉÏÃæ²½Ö裬×öÒ»¸ö¼òµ¥µÄÓÐÏÞ״̬»ú(verilog´úÂë¼û¸½2)µÄµ÷ÊÔ·ÂÕæ£¬µ÷ÊÔ¡£

¡¾DIY¡¿±àдһ¸öDFF£¨D Flip-Flop£©¹¤³Ì£¬Ð´³öD´¥·¢Æ÷verilog»òÕß VHDL´úÂ룬²¢·ÂÕæ£¬±È½ÏÓëD latchµÄÒìͬµã¡£

¸½1 cnt_10b.vµÄverilog´úÂë

module cnt_10b(CLK,COUNT,ENABLE,FULL,RESET); input CLK;